P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 6/20/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback VirtIO PCI Configuration Access BAR Offset Register (Address: 0x039)

This register indicates where the structure begins relative to the base address associated with the BAR. The alignment requirements of the offset are indicated in each structure-specific section.

Table 37.  VirtIO PCI Configuration Access BAR Offset Register
Bit Location Description Access Type Default Value
31:0 BAR Offset RWS Undetermined (*)
Note: (*) Software needs to write the correct value to this register.