3.2.1. SR-IOV Support
The P-Tile IP for PCIe supports SR-IOV. The endpoint port controllers in the IP support up to 8 physical functions (PF) and 2048 virtual functions (VF) per SR-IOV endpoint. The VF configuration space registers are hardened in the P-Tile. The specific VF-based work queues and interrupt tables must be implemented in the FPGA fabric by the user application.
For more details on the configuration space registers required for virtualization support, refer to Configuration Space Registers for Virtualization.
Did you find the information on this page useful?