18.104.22.168. Malformed TLP
In TLP Bypass mode, a malformed TLP is dropped in the P-Tile IP for PCIe and its event is logged in the AER capability registers. P-Tile also notifies you of this event by asserting the serr_out_o signal.
Refer to the PCI Express Base Specification for the definition of a malformed TLP.
Did you find the information on this page useful?