PCB Design Guidelines (HSSI, EMIF, MIPI, True Differential, PDN) User Guide: Agilex™ 5 FPGAs and SoCs

ID 821801
Date 8/29/2025
Public
Document Table of Contents

9.7. Board PDN Simulations

This section describes the post-layout simulation of the PDN and Transient Noise Analysis as shown in the following figure. This methodology is applicable to Agilex™ 5 device family board designs and system-level simulations.

Figure 85.  Methodology for Device PDN and Transient Noise Analysis Step load at the package pin is injected to the PCB model to meet voltage droop (DC + AC) at the package pin.

Altera recommends that you follow the preceding guidelines to design all power rails on the PCB with the recommended decoupling capacitors, voltage regulators, and LC filtering. In the post-layout phase, perform the IR drop and transient (time domain) PDN analysis for the PCB only. This means, unconventionally, Altera do not recommend impedance target and frequency target analysis (frequency domain simulation) for the Agilex™ 5 device.

To ensure the PDN design performance is within the required tolerance or specification in the Power Rails Tolerance section, Altera recommends performing time domain post-layout PDN simulation for some critical power nets such as VCC core, VCCP, VCCPT, VCCIO_PIO, VCC_HSSI, and power rails for GTS transceiver.

PDN time domain simulation is only performed on PCB from voltage regulator to package ball. Therefore, package, OPDs, and on-chip models are not required for the PDN time domain simulation.

The following steps show the process of time domain PDN (as shown in the Time Domain PDN Test Bench Example for Agilex™ 5 A5E065B VCC+VCCP figure):

  1. Obtain the implemented VRM SPICE model for the target power rail.
  2. Extract post-layout PCB model (HSPICE or scattering parameters) of the PCB with integrated decoupling capacitors and LC filtering from the voltage regulator.
    1. Use tools such as PowerSI to extract the required scattering parameters model, including the VRM recommended bulk decoupling capacitors provided by vendor. Ensure that the extracted PCB scattering parameter model covers the frequency range from DC up to 2 GHz.
    2. Convert the scattering parameters to a circuit model using any broadband SPICE or IDEM tool to avoid potential issues.
    3. To prevent simulation divergence, you can include small to medium decoupling capacitors and separately define ports for large and bulk capacitors in the PCB extraction process. Then you can add the large and bulk capacitors SPICE models externally in the schematic.
  3. Build a schematic in any possible EDA tool (such as Keysight ADS, Cadence, LTspice, or Simplis) with the voltage regulator model (possible HSPICE model) and PCB model extracted from previous step.
    • This schematic represents the voltage regulator plus the PCB or decoupling capacitors model up to the package pins.
    • Package, OPDs, or die model is not built into this schematic (step load at package pin covers frequencies for only PCB, which means high frequency current components are eliminated through package and on-die).
    • Connect the sense pins from the package pin feedback to the voltage regulator sense pins.
  4. Connect the maximum step load current at the package pins shown in the Power Nets and Transient Specifications section (for example, for Agilex™ 5 A5E065B VCC+VCCP has a 74 A/µs slew rate and step load of 3.7 A ).
  5. Probe voltage drop at the package pin to see if the power rail specification in the Power Rails Tolerance section is met (for example, for VCC+VCCP, the DC+AC voltage tolerance is ±3%).
    • If it is not meeting the package power rail tolerance or specification in the Power Rails Tolerance section, you must check the PCB and adjust the number of decoupling capacitors or their locations.
Figure 86.  Time Domain PDN Test Bench Example for Agilex™ 5 A5E065B VCC+VCCP "A" is the VCC node at the package ball (all VCC pins at the package are connected to A). The offset of Voltage at "A" must be within the voltage tolerance.

The preceding figure shows a simplified schematic for the PDN transient simulation. To avoid non-convergence condition in Time-Domain simulation, Altera recommends that you include only small decoupling capacitors in the PCB model extraction and define ports for large/bulk decoupling capacitors at PCB level and add them to the schematic as shown in the Time Domain PDN Test Bench Example for Agilex™ 5 A5E065B VCC+VCCP figure manually.

Some of the PCB power rails in the recommended power tree in the Power Tree section is built by merging various power rails (with or without filter). Define ports in the PCB modeling for each power rail so you can inject the step load for that power rail in the PDN simulation schematic.

The recommended step load and the static current (obtained from PTC) in a format of a pulse for each power rail is added to power rail ports in the PDN simulation schematic (e.g., Time Domain PDN Test Bench Example for Agilex™ 5 A5E065B VCC+VCCP figure) and the voltage droop and overshoot are measured against the specification listed in the Power Rails Tolerance section.

The PDN IR drop analysis is a DC simulation and must be performed on all power rails on the PCB up to package pins to meet the electrical specifications listed in the Agilex™ 5 FPGAs and SoCs Device Data Sheet.