Intel® FPGA SDK for OpenCL™: Intel® Stratix® 10 GX FPGA Development Kit Reference Platform Porting Guide

ID 683809
Date 3/28/2022
Public
Document Table of Contents

2.12.4. aocl flash

The flash utility in the Intel® Stratix® 10 GX FPGA Development Kit Reference Platform configures the power-on image for the FPGA using the specified .aocx file. Calling into the MMD library implements the flash utility.
Figure 14. JTAG Chain with Intel® Stratix® 10 FPGA, MAX V CPLD, and CFI Flash MemoryThis figure illustrates the JTAG chain and the location of the common flash interface (CFI) relative to the MAX® V CPLD on the Intel® Stratix® 10 GX FPGA Development Kit.

Did you find the information on this page useful?

Characters remaining:

Feedback Message