Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.5. HiSpi Receiver External Termination

The HiSpi receiver requires a single-resistor external termination scheme.
Figure 21. External Termination for HiSpi Receiver