Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.5. Differential I/O Pins in Low Speed Region

Some of the differential I/O pins are located in the low speed region of the Intel® MAX® 10 device.
  • For each user I/O pin (excluding configuration pin) that you place in the low speed region, the Intel® Quartus® Prime software generates an informational warning message.
  • Refer to the device pinout to identify the low speed I/O pins.
  • Refer to the device datasheet for the performance information of these I/O pins.