Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021
Public
Document Table of Contents

5. Intel® MAX® 10 LVDS Transmitter and Receiver Design

You can implement mixed transmitter and receiver applications using the Intel® MAX® 10 LVDS solution. You can use the Soft LVDS IP core to instantiate soft SERDES circuitry. The soft SERDES circuitry works with the clocks and differential I/O pins to create high-speed differential transmitter and receiver circuits.

In a mixed transmitter and receiver implementation, the transmitter and receiver can share some FPGA resources.

Did you find the information on this page useful?

Characters remaining:

Feedback Message