Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.3. SLVS Transmitter External Termination

The SLVS transmitter requires a three-resistor external termination scheme.
Figure 11. External Termination for SLVS Transmitter