Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Determining External PLL Clock Parameters for Soft LVDS Receiver

To determine the ALTPLL IP core clock parameter for the Soft LVDS IP core receiver, follow these steps in your design:
  1. Instantiate the Soft LVDS IP core receiver using internal PLL.
  2. Compile the design up to Timing Analyzer timing analysis.
  3. In the Table of Contents section of the Compilation Report window, navigate to Timing Analyzer > Clocks.
  4. Note the clock parameters used by the internal PLL for the Soft LVDS IP core receiver.
    In the list of clocks, clk[0] is the fast clock, clk[1] is the slow clock, and clk[2] is the read clock.
Figure 24. Clock Parameters Example for Soft LVDS Receiver

Configure the ALTPLL output clocks with the parameters you noted in this procedure and connect the clock outputs to the correct Soft LVDS clock input ports.