Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 11/01/2021
Public
Document Table of Contents

3.4. LVDS Transmitter FPGA Design Implementation

Intel® MAX® 10 devices use a soft SERDES architecture to support high-speed I/O interfaces. The Intel® Quartus® Prime software creates the SERDES circuits in the core fabric by using the Soft LVDS IP core. To improve the timing performance and support the SERDES, Intel® MAX® 10 devices use the I/O registers and LE registers in the core fabric.

Did you find the information on this page useful?

Characters remaining:

Feedback Message