Agilex™ 7 Hard Processor System Technical Reference Manual

ID 683567
Date 8/13/2024
Public
Document Table of Contents

25.4.12.4. TPIU

TPIU is designed to transport trace data off the chip. Trace data enters the TPIU on the ATB bus slave port and leaves through the 32-bit wide TRACEDATA port.54 Trace data coming out of the TPIU can be sent to the FPGA.

Table 224.   TPIU SignalsThe following table lists the signal descriptions between the TPIU and FPGA.
Signal Description
h2f_tpiu_clk_ctl Selects whether trace data is captured using the internal TPIU clock, which is the dbg_trace_clk signal from the clock manager; or an external clock provided as an input to the TPIU from the FPGA.

0 - use h2f_tpiu_clock_in

1 - use internal clock

Note: When the FPGA is powered down or not configured the TPIU uses the internal clock.
h2f_tpiu_data[32] 32-bit trace data bus. Trace data changes on both edges of h2f_tpiu_clock.
h2f_tpiu_clock_in Clock from the FPGA used to capture trace data.
h2f_tpiu_clock Clock output from TPIU
54 Software can control the width of TRACEDATA port by programming the Current Port Size register.