Agilex™ 7 Hard Processor System Technical Reference Manual

ID 683567
Date 8/13/2024
Public
Document Table of Contents

10.4.6. ECC Controller Interrupts

The ECC controller has the ability to generate single- and double-bit error interrupts to the System Manager.

The ECC controller interrupt mechanism involves the System Manager, generic interrupt controller (GIC) and the Arm* Cortex* -A53 MPCore. The following steps outline the interrupt generation process when interrupts have been enabled through the Error Interrupt Enable (ERRINTEN) register.

  1. The ECC controller generates an interrupt when an error occurs and notifies the System Manager.
  2. The System Manager updates its interrupt status register and sends the interrupt to the GIC.
  3. The GIC sends the interrupt to the MPU.
  4. The MPU services the interrupt and clears the interrupt in the ECC controller.
  5. The System Manager clears the interrupt to the GIC and the corresponding interrupt status bit.