AN 307: Intel® FPGA Design Flow for Xilinx* Users

ID 683562
Date 2/25/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents IOSTANDARD

Equivalent to the IOSTANDARD constraint in Xilinx* , the IO_STANDARD logic option uniquely defines the input and output (VCCIO) voltage, reference VREF voltage (if applicable), and the types of input and output buffers used for I/O pins.

The following example shows how to set the equivalent IOSTANDARD constraint (Differential SSTL-2 Class I) to the “q2” output.

Example XDC command:

# Set Differential SSTL18_I I/O Standard to q2
set_property IOSTANDARD SSTL18_I [get_ports q2];

Equivalent QSF command:

# Set Differential SSTL-18 Class I I/O Standard to q2
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to q2