AN 307: Intel® FPGA Design Flow for Xilinx* Users

ID 683562
Date 2/25/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Memory Initialization

In Intel® FPGA devices, all embedded memory blocks support memory initialization, and initialize memory contents through memory initialization files (.mif) or Hexadecimal ( Intel® -Format) files (.hex). You can create these files with the Intel® Quartus® Prime Pro Edition software. You specify the initialization file name while configuring your memory IP core through the IP Catalog/Parameter Editor.

Xilinx* devices use a memory coefficient (COE) file for initialization. Alternatively, you can use the default data option