Cyclone® V Avalon® Memory Mapped (Avalon-MM) Interface for PCIe* Solutions User Guide

ID 683494
Date 3/19/2020
Public
Document Table of Contents

9.1. Configuration over Protocol (CvP)

The Hard IP for PCI Express architecture has an option to configure the FPGA and initialize the PCI Express link. In prior devices, a single Program Object File (.pof) programmed the I/O ring and FPGA fabric before the PCIe link training and enumeration began. The .pof file is divided into two parts:

  • The I/O bitstream contains the data to program the I/O ring, the Hard IP for PCI Express, and other elements that are considered part of the periphery image.
  • The core bitstream contains the data to program the FPGA fabric.

When you select the CvP design flow, the I/O ring and PCI Express link are programmed first, allowing the PCI Express link to reach the L0 state and begin operation independently, before the rest of the core is programmed. After the PCI Express link is established, it can be used to program the rest of the device. The following figure shows the blocks that implement CvP.

Figure 44. CvP in Cyclone V Devices

CvP has the following advantages:

  • Provides a simpler software model for configuration. A smart host can use the PCIe protocol and the application topology to initialize and update the FPGA fabric.
  • Enables dynamic core updates without requiring a system power down.
  • Improves security for the proprietary core bitstream.
  • Reduces system costs by reducing the size of the flash device to store the .pof.
  • Facilitates hardware acceleration.
  • May reduce system size because a single CvP link can be used to configure multiple FPGAs.
Table 74.  CvP SupportCvP is available for the following configurations.
Data Rate and Application Interface Width Support
Gen1 128-bit interface to Application Layer Supported
Gen2 128-bit interface to Application Layer Contact your Intel sales representative
Note: You cannot use dynamic transceiver reconfiguration for the transceiver channels in the CvP-enabled Hard IP when CvP is enabled.
Note: The Intel® Cyclone® 10 GX CvP Initialization over PCI Express User Guide is now available.

Did you find the information on this page useful?

Characters remaining:

Feedback Message