2.3.1. Recommended Initial SDC Constraints 2.3.2. SDC File Precedence 2.3.3. Iterative Constraint Modification 2.3.4. Creating Clocks and Clock Constraints 2.3.5. Creating I/O Constraints 2.3.6. Creating Delay and Skew Constraints 2.3.7. Creating Timing Exceptions 2.3.8. Example Circuit and SDC File
22.214.171.124.1. Default Multicycle Analysis 126.96.36.199.2. End Multicycle Setup = 2 and End Multicycle Hold = 0 188.8.131.52.3. End Multicycle Setup = 2 and End Multicycle Hold = 1 184.108.40.206.4. Same Frequency Clocks with Destination Clock Offset 220.127.116.11.5. Destination Clock Frequency is a Multiple of the Source Clock Frequency 18.104.22.168.6. Destination Clock Frequency is a Multiple of the Source Clock Frequency with an Offset 22.214.171.124.7. Source Clock Frequency is a Multiple of the Destination Clock Frequency 126.96.36.199.8. Source Clock Frequency is a Multiple of the Destination Clock Frequency with an Offset
2.2.1. Step 1: Open a Project and Run the Fitter
Before running timing analysis, you must open an Intel® Quartus® Prime project and run the Fitter to elaborate the design hierarchy, synthesize logic, and perform place and route.
- Click File > New Project Wizard to create a new project, or click File > Open Project to open an existing project.
- To run the Fitter (and any prerequisite Compiler modules), click Processing > Start > Start Fitter.
Did you find the information on this page useful?