2.3.1. Recommended Initial SDC Constraints 2.3.2. SDC File Precedence 2.3.3. Iterative Constraint Modification 2.3.4. Creating Clocks and Clock Constraints 2.3.5. Creating I/O Constraints 2.3.6. Creating Delay and Skew Constraints 2.3.7. Creating Timing Exceptions 2.3.8. Example Circuit and SDC File
126.96.36.199.1. Default Multicycle Analysis 188.8.131.52.2. End Multicycle Setup = 2 and End Multicycle Hold = 0 184.108.40.206.3. End Multicycle Setup = 2 and End Multicycle Hold = 1 220.127.116.11.4. Same Frequency Clocks with Destination Clock Offset 18.104.22.168.5. Destination Clock Frequency is a Multiple of the Source Clock Frequency 22.214.171.124.6. Destination Clock Frequency is a Multiple of the Source Clock Frequency with an Offset 126.96.36.199.7. Source Clock Frequency is a Multiple of the Destination Clock Frequency 188.8.131.52.8. Source Clock Frequency is a Multiple of the Destination Clock Frequency with an Offset
2.2. Basic Timing Analysis Flow
The Intel® Quartus® Prime Timing Analyzer performs constraint validation and reports timing performance as part of the full compilation flow. After creating your design and setting up a project, you define the required timing parameters (that is, constraints) for your design in a Synopsys* Design Constraints (.sdc) file. The Fitter attempts to place logic to meet or exceed the constraints you specify. The Timing Analyzer reports conditions that do not meet your constraints, allowing you to locate and correct critical timing issues. The following steps describe the basic timing analysis flow in the Intel® Quartus® Prime software.
Did you find the information on this page useful?