2.3.1. Recommended Initial SDC Constraints 2.3.2. SDC File Precedence 2.3.3. Iterative Constraint Modification 2.3.4. Creating Clocks and Clock Constraints 2.3.5. Creating I/O Constraints 2.3.6. Creating Delay and Skew Constraints 2.3.7. Creating Timing Exceptions 2.3.8. Example Circuit and SDC File
22.214.171.124.1. Default Multicycle Analysis 126.96.36.199.2. End Multicycle Setup = 2 and End Multicycle Hold = 0 188.8.131.52.3. End Multicycle Setup = 2 and End Multicycle Hold = 1 184.108.40.206.4. Same Frequency Clocks with Destination Clock Offset 220.127.116.11.5. Destination Clock Frequency is a Multiple of the Source Clock Frequency 18.104.22.168.6. Destination Clock Frequency is a Multiple of the Source Clock Frequency with an Offset 22.214.171.124.7. Source Clock Frequency is a Multiple of the Destination Clock Frequency 126.96.36.199.8. Source Clock Frequency is a Multiple of the Destination Clock Frequency with an Offset
2.3.5. Creating I/O Constraints
The Timing Analyzer reviews setup and hold relationships for designs in which an external source interacts with a register internal to the design. The Timing Analyzer supports input and output external delay modeling with the set_input_delay and set_output_delay commands. You can specify the clock and minimum and maximum arrival times relative to the clock.
Specify internal and external timing requirements before you fully analyze a design. With external timing requirements specified, the Timing Analyzer verifies the I/O interface, or periphery of the device, against any system specification.
Did you find the information on this page useful?