2.3.1. Recommended Initial SDC Constraints 2.3.2. SDC File Precedence 2.3.3. Iterative Constraint Modification 2.3.4. Creating Clocks and Clock Constraints 2.3.5. Creating I/O Constraints 2.3.6. Creating Delay and Skew Constraints 2.3.7. Creating Timing Exceptions 2.3.8. Example Circuit and SDC File
18.104.22.168.1. Default Multicycle Analysis 22.214.171.124.2. End Multicycle Setup = 2 and End Multicycle Hold = 0 126.96.36.199.3. End Multicycle Setup = 2 and End Multicycle Hold = 1 188.8.131.52.4. Same Frequency Clocks with Destination Clock Offset 184.108.40.206.5. Destination Clock Frequency is a Multiple of the Source Clock Frequency 220.127.116.11.6. Destination Clock Frequency is a Multiple of the Source Clock Frequency with an Offset 18.104.22.168.7. Source Clock Frequency is a Multiple of the Destination Clock Frequency 22.214.171.124.8. Source Clock Frequency is a Multiple of the Destination Clock Frequency with an Offset
2. Using the Intel® Quartus® Prime Timing Analyzer
The Intel® Quartus® Prime Timing Analyzer is a powerful ASIC-style timing analysis tool that validates the timing performance of all logic in your design using an industry-standard constraint, analysis, and reporting methodology. Use the Timing Analyzer GUI or command-line interface to constrain, analyze, and report results for all timing paths in your design.
Enhanced Timing Analysis for Intel Arria 10 Devices
Basic Timing Analysis Flow
Using Timing Constraints
Timing Analyzer Tcl Commands
Timing Analysis of Imported Compilation Results
Using the Intel Quartus Prime Timing Analyzer Document Revision History
Did you find the information on this page useful?