2.3.1. Recommended Initial SDC Constraints 2.3.2. SDC File Precedence 2.3.3. Iterative Constraint Modification 2.3.4. Creating Clocks and Clock Constraints 2.3.5. Creating I/O Constraints 2.3.6. Creating Delay and Skew Constraints 2.3.7. Creating Timing Exceptions 2.3.8. Example Circuit and SDC File
126.96.36.199.1. Default Multicycle Analysis 188.8.131.52.2. End Multicycle Setup = 2 and End Multicycle Hold = 0 184.108.40.206.3. End Multicycle Setup = 2 and End Multicycle Hold = 1 220.127.116.11.4. Same Frequency Clocks with Destination Clock Offset 18.104.22.168.5. Destination Clock Frequency is a Multiple of the Source Clock Frequency 22.214.171.124.6. Destination Clock Frequency is a Multiple of the Source Clock Frequency with an Offset 126.96.36.199.7. Source Clock Frequency is a Multiple of the Destination Clock Frequency 188.8.131.52.8. Source Clock Frequency is a Multiple of the Destination Clock Frequency with an Offset
1. Timing Analysis Introduction
|Intel® Quartus® Prime Design Suite 18.1|
Comprehensive timing analysis of your design allows you to validate circuit performance, identify timing violations, and drive the Fitter's placement of logic to meet your timing goals. The Intel® Quartus® Prime Timing Analyzer uses industry-standard constraint and analysis methodology to report on all data required times, data arrival times, and clock arrival times for all register-to-register, I/O, and asynchronous reset paths in your design.
The Timing Analyzer verifies that required timing relationships are met for your design to correctly function, and confirms actual signal arrival times against the constraints that you specify. This use guide provides an introduction to basic timing analysis concepts, along with step-by-step instructions for using the Intel® Quartus® Prime Timing Analyzer.
Timing Analysis Basic Concepts
Document Revision History
Did you find the information on this page useful?