AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.1. Project Creation

Table 10.  IP Status Comparison
GUI Feature AMD* Xilinx* Vivado* Software Intel® Quartus® Prime Pro Edition Software
Project Creation New Project New Project Wizard

Similar to the New Project command in the Vivado* software, the Intel® Quartus® Prime Pro Edition software provides the New Project Wizard tool (File > New Project Wizard), which guides you through specifying a project name and directory, top-level design entity, any EDA tools you are using, and a target device.


After creating a new project, the Intel® Quartus® Prime Pro Edition software automatically generates the following project files necessary for successful compilation:

Table 11.  Project Files Comparison
  AMD* Xilinx* Vivado* Intel® Quartus® Prime Pro Edition
File Type Description File Type Description
Project File AMD* Xilinx* Project File (.xpr) XML file with list of files. Contains the information about target device or design files. Intel® Quartus® Prime Project File (.qpf) Project and revision name
Project Settings AMD* Xilinx* Design Constraints File (.xdc) Contains Synthesis, placement and timing constraints Intel® Quartus® Prime Settings File (.qsf) Lists design files, entity settings, target device, synthesis directives, placement constraints


You can modify the compiler settings by changing the assignments through the GUI or directly on the .qsf file.
Note: Avoid modifying assignments through the .qsf file and through the GUI simultaneously.