AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Physical Synthesis Optimization

The Vivado* software applies timing-driven Physical Optimization in the post-place and reroute designs. The Intel® Quartus® Prime Pro Edition software performs Physical synthesis optimizations to improve performance by performing combinational and sequential optimizations and register duplication. The optimizations are on by default.

Intel® Quartus® Prime Pro Edition software also has high-level optimization settings for the Compiler that control the settings used throughout design compilation. By default, the high-level optimization is set to balanced, but designs can be optimized for performance, area, routability, and power. You can find these settings on the Optimization tab under Settings > Compiler Settings.