AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2. Converting IP Cores

This section describes how to convert IPs generated using the AMD* Xilinx* IP Catalog to Intel® FPGA IP cores generated with the Intel® Quartus® Prime Pro Edition IP Catalog.