AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Assignment Editor

The Intel® Quartus® Prime Assignment Editor (Assignments > Assignment Editor) allows you to add device and placement constraints to a design. The Assignment Editor provides a spreadsheet-like interface for assigning all instance-specific settings and constraints.

The Intel® Quartus® Prime software dynamically validates changes that you make through the editor, and issues errors or warnings for invalid assignments.

The System tab of the Intel® Quartus® Prime message window acknowledges adding or changing assignments.

Figure 4.  Intel® Quartus® Prime Assignment Editor