AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.7. Finalize Pinout

In the Vivado* software, you can use the I/O Planning View Layout to finalize the pinout. For I/O planning of Memory Interfaces, the Vivado* software uses the Memory Bank/Byte Planner.

Intel® Quartus® Prime Pro Edition Software provides the Interface Planner and the Pin Planner to help you with the I/O Planning.

Table 18.  Finalize Pinout Comparison
GUI Feature AMD* Xilinx* Vivado* Software Intel® Quartus® Prime Pro Edition Software
Finalize Pinout

Byte Planner for memory banks

Device Window and Package Window in I/O Planning View Layout

Interface Planner

Tile Interface Planner

Pin Planner