AN 307: Intel® FPGA Design Flow for AMD* Xilinx* Users

ID 683562
Date 9/08/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Tile Interface Planner

Tile Interface Planner helps quickly place component IP in legal tile locations on the F-Tile available in some Intel Agilex® 7 devices.