DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.7.4.3. Restrictions for DSP Builder Designs with Avalon Streaming Interface and AXI4-Stream Blocks

You can place the Avalon streaming interface and AXI4-Stream blocks in different levels of hierarchy. However, you cannot place Simulink, IP or Primitive library blocks between the interface and the device level ports.

The Avalon streaming and AXI4-Stream interface specifications only allow a single data port per interface. To handle multiple data ports through a single Avalon streaming or AXI4-Stream interface, pack them together into a single signal, then unpack on the other side of the interface. For the maximum width for a data signal, refer to the Avalon Interface Specifications.

Use the BitCombine and BitExtract blocks to pack and unpack.