DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 12/04/2023
Public
Document Table of Contents
Give Feedback

6.4.4. Filter Chain with Forward Flow Control

This design example builds a filter chain with forward flow control.

The top-level testbench includes Control, Signals, Run ModelSim, and Run Quartus Prime blocks, plus ChanView block that deserialize the output buses. An Edit Params block allows easy access to the setup variables in the setup_demo_filters_flow_control.m script.

The FilterSystem subsystem includes FractionalRateFIR, InterpolatingFIR, InterpolatingCIC, Const and Scale blocks.

The model file is demo_filters_flow_control.mdl.

Note: This design example uses the Simulink Signal Processing Blockset.