External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 1/31/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Debugging Read Deskew Calibration Failure

  1. Ensure that you specify the correct memory timing parameter, CAS, and Write CAS latency when generating the EMIF IP. An incorrect parameter value can cause data corruption.
  2. Determine which pins are failing.
    • If only certain DQ pins are failing, verify that there is no connectivity problem on the PCB.
    • If the same set of pins are failing on multiple PCBs, check for a possible problem with the board layout—for example, cross talk.
  3. Create design with smaller DQ width (that is, with only the failing DQS group) to reduce possible cross talk between adjacent I/O lanes.
  4. Probe the stability of the VTT power rail when running the calibration. An unstable VTT power rail can cause the wrong command to be received by the memory component.
  5. Probe the stability of the VCCIO power rail when running calibration.
  6. Test the design at lower frequencies and determine whether there is a frequency at which it passes.
  7. Retest the failing board after eliminating the dependence on ODT signals. The following settings in the EMIF IP eliminate the dependence on ODT signals:
    • Dynamic ODT (Rtt_WR) value = Dynamic ODT off.
    • ODT Rtt nominal value = ODT Disable.
    • Output drive strength setting = RZQ/7 (34 ohm)
    • Rtt Park = RZQ /3 (80 Ohm)
    If you have enabled the Debug Toolkit in your design, you can change the above settings on the Calibrate Terminations tab, without recompiling your design.
    Figure 141. Changing Termination Settings with the Debug Toolkit
    Figure 142. Changing Termination Setting when Regenerating EMIF IP – Recompilation Required