External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 1/31/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.10.3. I/O SSM User-RAM Data Structures and Usage

The I/O SSM User-Ram spans addresses in the range: 0x0500_0000 – 0x0500_0fff, where each address represents a 32-bit word.

At the base address of the user-ram, is the Global Parameter Table , which contains pointers to the per-interface parameter table. The per-interface parameter table contains a pointer to the Debug Data Structure. There is one debug data structure per emif_cal IP (that is, one per I/O row).