External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 1/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1.1.12. afi for DDR4

Altera PHY Interface (AFI)
Table 25.  Interface: afiInterface type: Conduit
Port Name Direction Description
afi_cal_success Output Signals calibration successful completion
afi_cal_fail Output Signals calibration failure
afi_cal_req Input When asserted, the interface is recalibrated
afi_rlat Output Latency in afi_clk cycles between read command and read data valid
afi_wlat Output Latency in afi_clk cycles between write command and write data valid
afi_addr Input Address
afi_ba Input Bank address
afi_bg Input Bank group
afi_cke Input Clock enable
afi_cs_n Input Chip select
afi_odt Input On-die termination
afi_rst_n Input Asynchronous reset
afi_act_n Input Activation command
afi_par Input Command and address parity
afi_dm_n Input Write data mask
afi_dqs_burst Input Asserted by the controller to enable the output DQS signal
afi_wdata_valid Input Asserted by the controller to indicate that afi_wdata contains valid write data
afi_wdata Input Write data
afi_rdata_en_full Input Asserted by the controller to indicate the amount of relevant read data expected
afi_rdata Output Read data
afi_rdata_valid Output Asserted by the PHY to indicate that afi_rdata contains valid read data
afi_rrank Input Asserted by the controller to indicate which rank is being read from, to control shadow register switching
afi_wrank Input Asserted by the controller to indicate which rank is being written to, to control shadow register switching