External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 1/31/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.5.1. Terminations for DDR4 with Intel® Agilex™ Devices

The following topics describe considerations specific to DDR4 external memory interface protocols on Intel® Agilex™ devices.