P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A.1.3. PCI Express Capability Structures

The layouts of the most basic Capability Structures are provided below. Refer to the PCI Express Base Specification for more information about these registers.
Figure 86. Power Management Capability Structure - Byte Address Offsets and Layout
Figure 87. MSI Capability Structure
Figure 88. PCI Express Capability Structure - Byte Address Offsets and LayoutIn the following table showing the PCI Express Capability Structure, registers that are not applicable to a device are reserved.
Figure 89. MSI-X Capability Structure
Figure 90. PCI Express AER Extended Capability Structure

Did you find the information on this page useful?

Characters remaining:

Feedback Message