P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 3/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: egd1540422677784

Ixiasoft

Document Table of Contents

A.2.2.4.2. ACS Capability Register (Offset 0x4)

Table 136.  ACS Capability Register
Bits Register Description Default Value Access
[31:0] Capability Field 0x0 RO