Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

2.6. Interface Signals

Figure 13. Interface Signals of the 10GBASE-R Ethernet Design Example