Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

2.4. Simulation

At the end of the simulation, the simulator generates the statistics of TX and RX packets in the Transcript window.