Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

4.3. Functional Description

Figure 20. Block Diagram—1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature