Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 2/16/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.3. Functional Description

Figure 20. Block Diagram—1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature