Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

3.3.2. Clocking Scheme

Figure 15. Clocking Scheme for 10M/100M/1G/2.5G/10G Ethernet Design Example