Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

2.3.2. Clocking and Reset Scheme

Figure 8. Clocking and Reset Scheme for 10GBASE-R Design Example