Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

5.6. Interface Signals

Figure 33. Interface Signals of the 1G/2.5G/10G Ethernet Design Examples with IEEE 1588v2 Feature