Low Latency Ethernet 10G MAC Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683026
Date 1/11/2022
Public
Download
Document Table of Contents

1.2.1. Procedure

You can generate the design example from the IP Parameter Editor.
Figure 3. Example Design Tab
  1. Select Tools > IP Catalog to open the IP Catalog and select Low Latency Ethernet 10G MAC Intel® FPGA IP .
    The IP parameter editor appears.
  2. Specify a top-level name and the folder for your custom IP variation, and the target device. Click OK.
  3. To generate a design example, select a design example preset from the Presets library and click Apply. When you select a design, the system automatically populates the IP parameters for the design.
    The Parameter Editor automatically sets the parameters required to generate the design example. Do not change the preset parameters in the IP tab.
  4. Specify the parameters in the Example Design tab.
  5. Click the Generate Example Design button.
The software generates all design files in sub-directories. You require these files to run simulation, compilation, and hardware testing.