MIPI D-PHY IP User Guide: Agilex™ 5 FPGAs

ID 817561
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.1.71. RX_CAL_STATUS_D-PHY

Offset: 0x61
Default: 0x00
Description: D-PHY Calibration Status Register
Bit Name Access Description
4 RX_CAL_STATUS_D-PHY_ALT_CAL_ERR Read Only Alt cal error for 1 or more enabled lanes.
3 RX_CAL_STATUS_D-PHY_PER_SKEW_CAL_ERR Read Only Periodic skew cal error for 1 or more enabled lanes.
2 RX_CAL_STATUS_D-PHY_INIT_SKEW_CAL_ERR Read Only Init Skew cal error for 1 or more enabled lanes.
1 RX_CAL_STATUS_D-PHY_ALT_CAL_DONE Read Only Alt cal complete for all enabled data lanes.
0 RX_CAL_STATUS_D-PHY_SKEW_CAL_DONE Read Only Skew cal complete for all enabled data lanes.