MIPI D-PHY IP User Guide: Agilex™ 5 FPGAs

ID 817561
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.2.1.83. PRBS_INIT_5

Offset: 0x6D
Default: IP Param
Description: PRBS9 seed value for data lane 5
Bit Name Access Description
7:0 PRBS_INIT_5 Read Write *

PRBS9 seed value for data lane 5.

Used by Tx / Rx alt cal and test mode for lane 5.
Note: * Can be configured as Read Only during IP generation to save resources.