Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 11/01/2022
Public
Document Table of Contents

4.4.7. User Functional Level Reset (FLR) Interface

When the DMA engine receives Functional Level Resets from the PCle Hard IP module, the reset requests are propagated to the downstream logic via this interface. In addition to performing resets to its internal logic, the FLR interface waits for an acknowledgment from user logic for the reset request before it issues an acknowledgement to the PCle Hard IP.

Table 42.  User FLR Interface

Interface Clock Domain for H-Tile: coreclkout_hip

Interface Clock Domain for P-Tile and F-Tile: app_clk

Signal Name I/O Description
usr_flr_rcvd_val_o

Output

Indicates user logic to begin flr for the specified channel in usr_flr_rcvd_chan_num_o. asserted until usr_flr_completed_i input is sampled 1’b1.

usr_flr_rcvd_chan_num_o[10:0]

Output

Indicates Channel number for which flr has to be initiated by user logic.

usr_flr_completed_i

Input

One-cycle pulse from the application indicates completion of flr activity for channel in usr_flr_rcvd_chan_num_o

Did you find the information on this page useful?

Characters remaining:

Feedback Message