Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 11/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.1. System Settings

Figure 23. Multi Channel DMA IP for PCI Express Parameter Editor
Table 56.  System Settings

Parameter

Value

Description

Hard IP mode

Gen3x16, Interface - 512-bit, 250 MHz

Gen3x8, Interface - 256 bit, 250 MHz

Selects the following elements:

  • The lane data rate. Gen3 is supported
  • The Application Layer interface frequency

The width of the data interface between the hard IP Transaction Layer and the Application Layer implemented in the FPGA fabric.

Port type

Native Endpoint

Root Port

Specifies the port type.

Enable multiple physical functions On / Off

This parameter is not user configurable.

This is automatically turned on when you select Total physical functions (PFs) greater than 1 in Multifunction and SR-IOV System Settings tab.