Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 11/01/2022
Public
Document Table of Contents

8.3.3.3.1. Interrupt Mode

  • This mode requires the enablement of MSI-X completion signals from Hardware. That is done by enabling IFC_MCDMA_MSIX_ENABLE flag in the mcdma_ip_params.h file
  • An interrupt handler is used to process these signals in the kernel module
  • Interrupt handler, upon invocation, updates the descriptor queue and then passes the signal to the application via eventfds using eventfd_signal API

Did you find the information on this page useful?

Characters remaining:

Feedback Message