Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 11/01/2022
Public
Document Table of Contents

2.1.2. Root Port Mode

  • PCIe Gen3 x16/x8 in Intel® Stratix® 10 GX and Intel® Stratix® 10 MX devices
  • PCIe Gen4/Gen3 x16 in Intel® Stratix® 10 DX and Intel® Agilex™ devices
  • Configuration Slave (CS) interface for accessing Endpoint’s config space
  • Address Translation Table (ATT) in Intel® Stratix® 10 DX and Intel® Agilex™ devices. Supported in BAS.
  • User mode options:
    • Bursting Avalon Master (BAM)
    • Bursting Avalon Slave (BAS)
    • BAM and BAS
  • Maximum payload size supported:
    • Intel® Stratix® 10 GX and Intel® Stratix® 10 MX devices: 512 bytes
    • Intel® Stratix® 10 DX and Intel® Agilex™ devices: 512 / 256 / 128 bytes

Did you find the information on this page useful?

Characters remaining:

Feedback Message