Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 11/01/2022
Public
Document Table of Contents

6.2.4. PCIe0 PCI Express / PCI Capabilities Parameters

This group of parameters defines various capability properties of the IP core. Some of these parameters are stored in the PCI Configuration Space - PCI Compatible Configuration Space. The byte offset indicates the parameter address.
Figure 31. PCIe0 PCI Express / PCI Capabilities Parameters

Did you find the information on this page useful?

Characters remaining:

Feedback Message