Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 4/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.6.20. ifc_qdma_pio_write128

Table 107.  
API API Description Input Parameters Return Values
void ifc_qdma_pio_write128(struct ifc_qdma_device *qdev, __uint128_t addr, uint64_t val)

Writes 64 bit value to BAR2 address

qdev: QDMA device

addr: address to write

val: value to write

0 on success and populates channel context

negative otherwise

Did you find the information on this page useful?

Characters remaining:

Feedback Message